

Europäisches Patentamt

European Patent Office

Office europeen des brevets



11) EP 1 133 129 A2

(12)

### **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 12.09.2001 Bulletin 2001/37

(51) Int CI.7: H04L 29/06

(21) Application number: 00127724.3

(22) Date of filing: 18.12.2000

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 17.12.1999 US 172516 P 17.12.1999 US 172541 P

(71) Applicant: Texas Instruments Incorporated Dallas, Texas 75251 (US)

(72) Inventors:

Lu, Xiaolin
 Plano, Collin County, Texas 75024 (US)


Shaver, Donald P.
 Dallas, Dallas County, Texas 78418 (US)

(74) Representative: Schwepfinger, Karl-Heinz, Dipl.-Ing. Prinz & Partner GbR Manzingerweg 7 81241 München (DE)

### (54) A programmable multi-standard mac architecture

(57) The present invention provides a method, system and apparatus for managing data flow over an open system interconnection type network (10) which includes a physical layer (12) and a media access control layer (146). The invention implements a plurality of operating modules (315) each enabling a respective media access control layer operating function in which at least

a portion of the operating modules are implemented in software. The invention further implements a host interface module (305) for communication between a host processor and the media access control layer, a physical layer interface module (310) for communication between the physical layer and media access control layer, and an inter-module programming interface for communications between respective operating modules.



#### 2

### Description

[0001] The invention is related to and claims priority under 35 USC 119(e) (1) from the following co-pending U.S. Provisional Patent Applications: serial number 60/172,516 by Lu et al., entitled A Programmable Multistandard MAC Architecture, and filed on December 17, 1999; and serial number 60/172,541 by Lu et al., entitled DSP Core/PHY Interface Specification, and filed on December 17; 1999. All of the aforementioned patent applications are hereby incorporated by reference.

### BACKGROUND OF THE INVENTION

### Technical Field of the Invention

[0002] The present invention relates generally to the field of communication networks and, more particularly, to a programmable Media Access Control implementation method and architecture. Background of the Invention

[0003] Figure 1 shows a diagrammatic representation of an open systems interconnection (OSI) layered model 10 developed by the International Organization for standards (ISO) for describing the exchange of information between layers in communication networks. The OSI layered model 10 is particularly useful for separating the technological functions of each layer, and thereby facilitating the modification or update of a given layer without detrimentally impacting on the functions of neighboring layers. At a lower most layer, the OSI model 10 has a physical layer or PHY layer 12 that is responsible for encoding and decoding data into signals that are transmitted across a particular medium. Above the PHY layer 12, a data link layer 14 is defined for providing reliable transmission of data over a network while performing appropriate interfacing with the PHY layer 12 and a network layer 16. The Network layer 16 is responsible for routing data between nodes in a network, and for initiating, maintaining and terminating a communication link between users connected to the nodes. A Transport layer 18 is responsible for performing data transfers within a particular level of service quality. A Session layer 20 is generally concerned with controlling whenusers are able to transmit and receive data. A Presentation layer 22 is responsible for translating, converting, compressing and decompressing data being transmitted across a medium. Finally, an Application layer 24 provides users with suitable interfaces for accessing and connecting to a network.

[0004] The IEEE Local Area Network (LAN) standards divide the Open System Interconnection (OSI) data link layer into two sub-layers as illustrated in Figure 1: the Media Access Control (MAC) 14b and the Logical Link Control (LLC) 14a. The LLC layer 14a is generally a software function that is responsible for attaching control information to the data being transmitted from network layer 16 to MAC layer 14b. The MAC layer 14b

deals with the media access techniques utilized to control the access to a shared physical medium 26. The MAC layer 14b is primarily responsible for controlling the flow of data over a network, ensuring that transmission errors are detected, and ensuring that transmissions are appropriately synchronized. Token Ring and Ethemet are two legacy implementations of a MAC layer which use different methods to share the physical media. These two MAC types are typically implemented in an integrated circuit (IC) hardwired because of its technology maturity.

[0005] With technology development in the broad-band communication area, bigger and faster data communication pipes are being established from homes and small offices to network servers and the Internet. The LAN technology has been extended to cover the home and small office environmentusually called Home Networking. The most prevalent high-speed home networking technologies in the industry are: HPNA 2.0/1.0, legacy Ethernet and 802.11 wireless LAN. These three technologies use a shared media access control method to access the physical layer phone wires, Ethernet cables and wireless media.

[0006] Although the MACS of these home LANs share some common features, each MAC maintains respective specialties. HPNA 1.0 and Ethernet MAC both use standard IEEE 802.3 CSMA/CD (Carrier Sense Multiple Access with Collision Detection), which uses a binary exponential backoff algorithm to defer its transmission when media is busy. HPNA 2.0 MAC added a Distributed Fair Priority Queuing (DFPQ) deferring algorithm in addition to the CSMA/CD to provide the Quality of Service (QOS) guarantee at the physical layer. The HPNA 2.0 also generally allows two types of MAC architectures: a CSMA/CD with DFPQ type MAC and a standard 802.3 MAC with DFPQ Enhanced MAC (EMAC) or two layer MAC. Each has its advantages and disadvantages. IEEE 802.11 wireless LAN uses Carrier Sense Multiple Access with Collision Avoidance (CSMA/CA) and NAV (Network Access Vector) technologies in the MAC layer for the assumption that each station cannot be guaranteed to be able to detect other stations in the wireless communications network.

[0007] In addition to the current requirements of the different MAC architectures and MAC implementations for various standards, development of the new home LAN technology, for example, is causing existing MAC standards to evolve and/or new MAC standards to emerge. Therefore, it would be advantageous to provide a new software based or programmable MAC implementation architecture which would speed up MAC implementation development, MAC/PHY and MAC/host integration, enable multiple MAC implementations, and increase MAC portability for different applications and platforms.

25

#### SUMMARY OF THE INVENTION

[0008] The present invention achieves technical advantages as a method, system and apparatus for managing data flow over an open system interconnection type network which includes a physical layer and media access control layer. The invention implements a plurality of operating modules each enabling a respective media access control layer operating function in which at least a portion of the operating modules are implemented in independent software. The invention further implements a host interface module for communication between a host processor and the media access control layer, a physical layer interface for communication between the physical layer and media access control layer, and an inter-module programming interface for communication between the respective operating modules.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0009] For a more complete understanding of the present invention, reference is made to the following detailed description taken in conjunction with the accompanying drawings wherein:

Figure 1 illustrates an open systems interconnection (OSI) layered model;

Figure 2 shows a block diagram of a modulized soft MAC architecture in accordance with an embodiment of the present invention;

Figure 3 shows a block diagram of another embodiment of a modulized soft MAC architecture in accordance with the present invention;

Figure 4 illustrates a Queue Descriptor and associated Data Buffers in accordance with an embodiment of the present invention;

Figure 5 illustrates a control signal or message exchange by a host and MAC controller supporting Queue Manager Protocol operation in accordance with an embodiment of the present invention;

Figure 6 illustrates a preferred embodiment of a HomePNA digital chip-set in accordance with an aspect of the present invention;

Figure 7 illustrates an MII extended MAC/PHY interface signals in accordance with an aspect of the present invention;

Figure 8 shows relative interface signal timing during frame transmission with no collisions;

Figure 9 shows relative interface signal timing during frame reception without error;

Figure 10 shows relative interface signal timing during frame transmission with a collision;

Figure 11 shows relative interface signal timing during frame reception with errors;

Figure 12 shows a tabulated MAC/PHY interface register set accessible to the MAC controller in accordance with an aspect of the present invention; Figure 13 shows a tabulated bit assignment set for the control register of the MAC/PHY interface shown in Figure 12:

Figure 14 shows a tabulated bit assignment set for the status register shown in Figure 12;

Figure 15 shows a tabulated bit assignment set for the Interrupt Mask register shown in Figure 12;

Figure 16 shows a tabulated bit assignment set for the Interrupt Status register shown in Figure 12; Figure 17 shows a tabulated bit assignment set for

Figure 17 shows a tabulated bit assignment set for the PHY Management Control register shown in Figure 12;

Figure 18 shows a tabulated bit assignment set for the PHY Management Status register shown in Figure 12;

Figure 19 shows a tabulated MAC/PHY interface register set accessible to the PHY in accordance with an aspect of the present invention;

Figure 20 shows a tabulated bit assignment set for the Signal Control register shown in Figure 19;

Figure 21 shows a tabulated DSP/PHY interface register set accessible to the DSP in accordance with an aspect of the present invention;

Figure 22 shows a tabulated DSP/PHY interface register set accessible to the PHY in accordance with an aspect of the present invention;

Figure 23 illustrates exemplary MAC systems using a modulized soft MAC architecture; and Figure 24 illustrates exemplary implementations of HPNA 2.0 MAC architectures.

### DETAILED DESCRIPTION OF THE INVENTION

[0010] The numerous innovative teachings of the present application will be described with particular reference to the presently preferred exemplary embodiments. However, it should be understood that this class of embodiments provides only a few examples of the many advantageous uses and innovative teachings herein. In general, statements made in the specification of the present application do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features, but not to others.

[0011] Referring now to Figure 2 there is illustrated a soft MAC 210 in accordance with a preferred embodiment of the present invention. The soft MAC 210 is divided into the following modules and each module provides standard APIs for inter-module communication purposes: MAC transmitter module 220; MAC receiver module 230; Deference algorithm module 240; MAC statistical information maintenance module 250; Other management function module 260; and MAC utility module 270.

[0012] The MAC transmitter module 220 enables preprocessing of the packet transmission to the PHY layer which includes packet framing, transmit condition checking based on the output of the deference algorithm i.e., media is busy. [0013] The MAC receiver module 230 enables preprocessing of the packet received from the PHY layer which includes packet recognition, packet format checking, error checking, statistical information report to the statistical maintenance module 250.

[0014] The deference algorithm module 240 implements the backoff algorithm when the media is busy and the transmitter has to delay its current packet transmission to a later time. A typical/standard deference algorithm includes BEB (Binary Exponential Backoff) used in the 802.3 MAC.

[0015] The MAC statistical maintenance module 250 stores all the needed statistical data for the MAC layer. Typical statistical information includes number of packets transmitted/received, number of bytes transmitted/received, number of packets received with errors, number of packets transmitted with deferring, etc..

[0016] The other management function module 260 coordinates the functioning of each individual modules such as scheduling and added Quality of Service support in the MAC layer which is not included in the deference algorithm module 240.

[0017] The MAC utility module 270 enables the functions that are being used in more than one module in the MAC, such as error checking/calculation, to be shared among multiple MAC modules.

[0018] Splitting MAC software into the above modules with standard API definitions enables certain MAC functions to be moved off-chip into other processors or hardware as is necessary for a specific implementation to meet cost or speed requirements, for example. The separate MAC software module architecture further enables combining the similar functionality, of devices implementing differing MAC standards, in a single module. Thus, in the home networking area, for example, the Deference Algorithm module 240 implements BEB on HPNA 1.0 or Ethernet 802.3 MAC, DFPQ on HPNA 2.0, and CSMA/CA and NAV on 802.11 MAC implementations.

[0019] Additionally, many of the different standard MAC implementations share the same utility functions (such as cyclic redundancy checks, randomizers, address filtering, etc.) which can be implemented in the utility module 270.

[0020] Further, special management functions for each of the aforementioned MAC implementations can be implemented in the separate Other Management Module 260 to increase portability. For example, a 802.11 MAC contains special station management functions such as authentication, association, roaming, and other management functions known in the art.

[0021] The MAC modules can be dynamically downloaded from other devices. The download of the software MAC modules are based on a specific application platform, such as, downloaded from a FLASH in the system or from host controller, etc.

[0022] Referring now to Figure 3 there is illustrated a block diagram of an implementation of the modulized soft

MAC together with part of the PHY in a single DSP processor in accordance with the present invention. The illustrated soft MAC architecture 300 contains the following components in addition of the core MAC software modules described before: A Host/MAC Interface 305 in which a queue manager is defined to manage the frame data and control information communication between a host and the MAC layer through various hardware bus interfaces such as PCI, for example; a MAC/PHY Inter-10 face 310 in which interface communication is defined to manage an enhanced MII interlace between the MAC layer and the PHY layer; a modulized soft MAC 315 or a modular organized software architecture, which contains multiple MAC layer software modules 320, 325, 330, 335, 340 as described before; an Inter-MAC communication protocol which is a simplified communication protocol/PAIs(not shown) for enabling communication between the MAC software modules which may be split between multiple processors or between hardware and software; and an optional scheduler 345 used to schedule MAC module processes and MAC and PHY layer processing.

[0023] Further, for a MAC architecture used to implement part of or the whole PHY layer operating functions (i.e., PHY processing software and PHY hardwired circuits), it is preferred to have a resource management scheduler 345 implemented with this MAC architecture to guarantee that the processing of the PHY layer functions do not interrupt the MAC layer module functioning. Also, a scheduler can be used to handle different MAC modules running at different priorities.

[0024] In some embodiments, the modulized soft MAC 315 is implemented in a microprocessor or MAC controller 300. For MAC implementations of HomePNA 2.0/1.0 and 802.11, the MAC controller 300 supports real-time response at µs resolution (for example, the interrupt latency is less than 1µs).

[0025] In a specific MAC, the timing control for a deference algorithm is under certain resolution, i.e., several microseconds for HomePNA MAC. This requires the software implementation of the deference module in a micro-controller to be able to achieve the deterministic timing response at microseconds resolution. A CPU that does not meet this requirement, will not be able to support the MAC software implementation.

[0026] The MAC module 300 also supports at least two levels of processing priority (such as IRQ level and normal processing level), since multiple modules are executing "in parallel" under the MAC layer. For example, while the transmitter modules are transmitting, the deference module is running "in parallel" to check if media is busy, if busy then deferring, and the receive module is also checking the packet receive condition. In order to guarantee the "parallel" processing, at least two levels of priority are supported to provide "critical" versus "noncritical" processing.

[0027] AFE !/F 360 is the interface between the physical layer PHY and the analog front end which converts

analog signals into digital signals or vice versa.

[0028] DSP I/F 355 is the interface to allow the part of the PHY layer functions implemented inside a DSP to interface with the hardware PHY.

[0029] The MAC controller 300 further includes, in some embodiments, an associated timer (not shown) with interrupt at  $\mu s$  counting/timing resolution (for example, it can periodically generate interrupts every 1  $\mu s$  if necessary). The timer can be included off-chip of as an external timer circuit.

[0030] For some implementations in which PHY layer processing coexists in the MAC controller 300, the PHY processing is included in a PHY processing software module 350. Further, in some embodiments, the MAC controller 300 is a DSP, for example, for those implementations which include PHY processing and modulized soft MAC modules on the same processing chip. The MAC controller 300 has MIPS and on-chip memory (both program memory and data memory) to support software MAC functions and DSP functions if applicable. The associated clock rate is synchronized with an external PHY layer clock rate if applicable.

[0031] The MAC/PHY interface 310 includes: the hardware interface and the MAC/PHY software interface module which resides in the MAC controller 300 and manages the hardware interface. The hardware interface between the MAC and PHY is defined as a MII or a MII enhanced interface specification. The MII Interface is specified by IEEE 802.3. The MAC/PHY interface 310 can be implemented using the standard MII when it is possible. However, an enhanced MII can be used to accommodate additional signal lines and/or increase the data bus width for implementation which include PHY processing and soft MAC modules on the same processing chip. The enhanced MII interface for a HomePNA MAC/PHY is described in more detail in following sections of the present Detailed Description, An independent MAC/PHY interface module can be implemented in the MAC controller 300 to handle the MII interface or enhanced MII interface underneath. If the PHY is completely implemented together with the MAC in the MAC controller (such as a DSP engine) the difference between this configuration and the hardware MII interface is hidden within the MAC/PHY interface module.

[0032] The Host/MAC Interface 305 is defined and supported by the underlying hardware bus interface. The hardware bus interface supports master/slave bus modes, enables data frames stored in host bus memory to be moved directly into MAC controller buffer memory or FIFO (DMA), enables control and status information exchanges between host and MAC controller 300 and enables event alerts (such as interrupts) between host and MAC controller 300.

[0033] A data communication protocol across the Host/MAC Interface 305 is used to provide general purpose data frame exchanges between the host and MAC controller. This protocol is referred to herein as Queue Manager Protocol. The Queue Manager Protocol provides a standard access method between the MAC and host, hiding the hardware interface underneath the Host/MAC Interface 305. The Queue Manager Protocol is implemented by respective software modules on both host side and MAC controller side to communicate based on Queue Manager data structures.

[0034] The Queue Manager protocol includes the following components: Queue Descriptor, Data Buffer and
 Frame. Figure 4 illustrates a Queue Descriptor 410 and associated Data Buffer 420 in accordance with an embodiment of the present invention. The Queue Descriptor 410 is a data structure in host memory that is composed of pointers to the Data Buffers 420. It includes information about the location of a frame and frame size. One Queue Descriptor can represent only one frame, but it can be linked to form a data queue that represents multiple frames.

[0035] The Dala Buffer 420 is an allocated area in host memory where a frame fragment is located. The Data Buffer 420 serves as a location to where the MAC controller 300 can DMA a received frame and from where the MAC controller 300 can DMA a frame to be transmitted. A Data Buffer 420 can store a whole frame or part of the frame. It preferably does not hold more than one frame. The Queue Descriptor 410 can point to one or more Data Buffers 420 for the frame(s) associated with those Data Buffers.

[0036] A Frame represents the data that is to be transmitted on the network. The frame format is defined based on a specific application.

[0037] Queue descriptors can be linked together by setting the forward pointer 430 in the first field of the Queue Descriptor 410 to indicate a transmit or receive queue. The queue allows the MAC controller 300 to process more than one frame without a separate transmit/receive command for each frame. The host can keep transmit and receive queues continuously open by freeing up buffers and re-linking queue descriptors faster than frames are transmitted. This is an important aspect in receive operations where the receive queue must be open continuously to avoid losing frames from the network.

[0038] The Forward Pointer 430 is a 4 bit field which contains a pointer to the next queue descriptor in the same queue. There maybe some address limit on the start of a queue descriptor. When the pointer is 0, the current queue descriptor is the last one in the queue. When the last queue descriptor is processed, an event alert is raised for the queue.

[0039] The FrameStat 440 and FrameSize 450 fields are each 2 bits. The FrameStat 440 field is written by the host when a queue descriptor is created. It is overwritten by the MAC controller 300 to report the frame completion status. The bit definitions of the FrameStat 440 field are application specific. The FrameSize 450 field indicates the number of bytes in the frame described by the queue descriptor 410. For transmitting,

40

this field is written by the host to represent the actual frame size to be transmitted. For receiving, the Frame-Size 450 field is written by the MAC controller 300 upon the completion of the frame reception.

[0040] The Data Count 460 Field. is four bits and indicates the maximum number of frame data bytes stored or to be stored in the data buffer 420. For receiving, it is initially written by the host with the data buffer size, and overwritten by the MAC controller 300 with the actual data byte counts upon completion of the data fragment reception. The total number of the data count will equal the frame size. A data count of 0 indicates the end of data fragments in one frame.

[0041] The Data Buffer Address field 470 is four bits which defines a pointer to a fragment of the frame data stored in data buffer 420.

[0042] Referring now to Figure 5 there is illustrated a control signal exchange by the host 510 and MAC 520 controller which support the aforementioned Queue Manager Protocol. The following signals are passed from the host 510 to the MAC 520 controller in an exemplary embodiment: QstartAddr - the start address of the first queue descriptor in a queue, which is the linked list of queue descriptors. Each time the queue descriptor link list is relinked for the usage of the recycled data buffers, the new start address is passed to the MAC controller 520; Qcontrol - includes some control information that is application specific; QlazyNotify - indicates the number of frames needed to be processed before an event alert is raised from MAC controller 520 to host 510; and QnotifyTimeoutindicates the time out value in bus cycles that an expected event alert was not received by the host 510.

[0043] Additionally, to support the Queue Manager Protocol operation, the Queue Manager module on the MAC controller side supports the following event slerts in an exemplary embodiment: FrameProcessedAlert indicates that a frame or multiple frames has been processed by the MAC controller 520; EndOQueueAlertindicates that an end of queue condition has been met; QnotifyTimeOutAlert - indicates that a specified time out value has been met; and AppSpecificAlert - indicates other application specific alerts.

[0044] Under most cases one transmit queue and one receive queue are used for Queue Manager implementations. In other embodiments, multiple transmit queues based on frame data priorities are supported based on the requirements of a specific application.

[0045] In some embodiments, some of the soft MAC modules can be moved from the MAC controller 300 to other processors or implemented in hardware accelerators or circuits. In one embodiment, each soft MAC module implements the following exemplary Application Programming Interfaces (APIs) to allow easy Inter-MAC communication implementations:

SMAC\_Read(); SMAC\_Write(); SMAC\_IOHandler(); SMAC\_CmdHandler(); and SMAC\_StatHandler().

[0046] The SMAC\_Read() and SMAC\_Write() APIs are used for block data communication among soft MAC modules both synchronously and asynchronously. SMAC\_IOHandler() is called to handle the asynchronous data communication. SMAC\_CmdHandler() handles command queuing among different modules. A command code is used for pass module specific commands. SMAC\_StatHandler() is used for processing the status queue received from other modules and includes processing specific alerts from other modules. When two soft MAC modules are implemented in different processors, these APIs can be implemented based on the specific kind of inter-processor communication platforms supported. If one module is implemented in a hardware accelerator, these APIs can be implemented in a pseudo module that drives the hardware accelera-

[0047] Referring now to Figure 6 there is illustrated a HomePNA digital chip set 600 utilizing an enhanced MII, in accordance with the present invention, for embodiments in which MAC operating functions and PHY layer digital signal processing functions are implemented in a single processor. The chip set 600 includes a DSP core 610 and a physical layer transceiver ASIC 620. The DSP core 610 includes a MAC module 630 and a DSP module 640. The MAC module 630 and the DSP module 640 are in communication with the ASIC 620 through two individual interfaces: MAC/PHY interface 650; and DSP/PHY interface 660. These two interfaces are logically separated but can share the same hardware components, if necessary, during implementation.

[0048] The purpose of the MAC/PHY interface 650 is to provide a Media Independent Interface (MII) type interconnection between the MAC module 630 and the PHY layer, and the purpose of the DSP/PHY interface is to provide an inter-communication channel between the DSP module 640 and the PHY layer, in which part of the PHY layer digital signal processing is implemented in the DSP module. The following described MAC/PHY MII type interconnection can also be used for implementation in which the MAC and PHY are implemented in hardwired circuits.

[0049] The MAC/PHY interface 650 has the following characteristics in some embodiments: data transmissions between the MAC module 630 and the ASIC 620 are synchronous to a clock reference at 32Mhz for data transfer at up to 32 Mbps; independent eight bit wide transmit and receive data paths; and a simple PHY management interface that can be accessed by both a MAC and a host controller.

[0050] Referring now to Figure 7 there is shown an interface signal exchange between the MAC 705 portion and the PHY 710 portion of the HomePNA digital chip set 600 in accordance with an exemplary embodiment of the present invention. The transmit data bits (TXD7-TXDO) are driven by the MAC 705. TxD7-TxDO transition synchronously with respect to the Clk. For each period of the Clk when both tile Transmit On (TxON) and Transmit Enable (TxEn) signals are averted, TxD7-TxDO are valid and available to the PHY 710. The TxD7-TxDO signals remain unchanged until the TxEn signal is asserted. While TxON or TxEn is de-asserted, TxD7-TxDO has no effect upon the PHY 710. TxD7 is the most significant bit (MSB) and TxDO is the least significant bit (LSB). The TxD7-TxDO bits are extended from MII interface bits TxD3-TxDO into an eight bit data bus for the purpose of the data direct memory access (DMA) from the DSP.

[0051] The TxON signal is used for two purposes: transmit frame and transmit backoff signal. This signal has been modified from a MII interface to accommodate the HomePNA backoff signals after collision. Regarding transmit frame, TxON indicates that the MAC 705 is presenting a frame on TxD7-TxDO for transmission. It is asserted by the MAC 705 synchronously with the first byte of a Frame Control field of a HomePNA 2.0 frame and remains asserted while all the bytes being transmitted are presented to the PHY 710. When TxON is asserted, the PHY 710 uses the TxEn signal to indicate that TxD7-TxDO are valid with a new data byte. For HomePNA systems, the PHY 710 transmits a frame prepended with PEAMBLE64 to the wire. PREAMBLE64 is a HomePNA PHY layer framing header known in the art. The PHY 710 continues to transmit until TxON is deasserted. The PHY 710 ends transmission with EOF. Preferably, TxON is asserted for at least 92.5μs (TX\_FRAME). Figure 8 shows the relative timing of the TxON signal in relation to a frame transmission with no collisions.

[0052] Referring back to Figure 7, a Backoff Signal Slot On (BkOn) is used by the MAC 705 to indicate the start of a backoff signal slot. The PHY 710 uses the assertion of the BkOn signal as a directive to begin monitoring the wire for any backoff signal received on the wire. The duration of BkON is  $3x32~\mu s=96~\mu s$  in one embodiment. While BkON signal is asserted, TxON assertion means that the MAC 705 requests the PHY 710 to apply one backoff signal to the wire. From the time TxON is asserted while BkON is asserted, the PHY 710 applies the backoff signal within, for example, a 2  $\mu s$  limit.

[0053] A 1.0 Mode On (TxV1M1) assertion indicates that an HPNA 1.0 frame is being transmitted on TxD7-TxDO during TxON assertion. TxVIMI remains asserted during the entire period of frame transmission. The TxVIMI signal is a new signal on top of a MII interface.

[0054] The reference clock (Clk) is a continuous clock locked, for example, at 32 MHz and is sourced by the PHY 710. The Clk provides the timing reference for the TxON, TxEn, and TxD7-TxDO signals for data transmission from the MAC 705 to the PHY 710. The Clk also

provides the liming reference for the transfer of RxON, RxEn, and RxD7-RxDO signals for data transmission from the PHY 710 to the MAC 705.

[0055] The receive bits RxD7-RxDO signals transition synchronously with respect to the Clk signal. RxD7-RxDO are driven by the PHY 710. For each Clk pericd in which both RxON and RxEn are asserted, RxD7-RxDO provides eight valid bits of decoded data from the PHY 710 to the MAC 705. RxD7-R-xDO remain valid until a Receive Enable (RxEn) signal is asserted. While Receive Data On (RxON) or RxEn is de-asserted. RxD7-RxDO are invalid. RxD7 is the most significant bit (MSB) and RxDO is the least significant bit (LSB). The KxD7-RaDC bits are extended from MII interface bits RxD3-RxD0 into an eight bit data bus for the purpose of the data direct memory access (DMA) to the DSP.

[0056] The RxON signal is used for two purposes: receive Frame and receive backoff signal. The use of this signal has been modified from a MII interface to accommodate the HomePNA backoff signals after collision, For frame receiving, the RxON is provided by the PHY 710 to indicate that the PHY 710 has valid decoded data bits on RxD7-RxDO. The data on the RxD7-RxDO is synchronous to the Clk and RxON transitions synchronously with respect to the Clk. Further, RxON remains asserted continuously from the first decoded bit of a frame (without preamble) through the final bit of the frame (without EOF) and is negated prior to the first Clk cycle that follows the final nibble. Upon RxON assertion, the PHY 710 starts sending the RxEn signal which indicates that a valid data byte is present on RxD7-RxDO. Figure 9 shows the relative timing of RxON during a frame reception.

[0057] Referring back to Figure 7, the RxON signal is also used by the PHY 710 to indicate that a backoff signal has been received while BkON is asserted by the MAC 705. The latency between the backoff signal appearing on the wire and the RxON being asserted is approximately  $10\mu s=\delta$ . The  $\delta$  is the minimum backoff signal decoding time. RxON signal remains asserted until the end of the current signal slot (32  $\mu s$ ) .

[0058] The TxEn signal is sourced by the PHY 710 to signal the MAC 705 to place new data on TxD7-TxDO. Once TxON is asserted, the PHY 710 provides TxEn pulses (one pulse is 1/32MHz cycle wide) to indicate that the MAC 705 can place new valid data on TxD7-TxDO. The average rate of the TxEn pulses is the transmission data rate in bytes, which is abour 4MHz for a 32Mbps data rate. This signal provides for transmitting data between the MAC 705 and the PHY 710 at a variable rate which matches the PHY's data rate. Upon de-assertion of the TxON signal, the PHY 710 stops supplying TxEn pulses. The TxEn signal timing during a data transmission from the MAC 705 to the PHY 710 is shown in Figure 8.

[0059] Referring back to Figure 7, the RxEn signal is sourced by the PHY 710 to signal the MAC 705 that new data has been placed on RxD7-RxDO signal lines. The

20

25

RxEn signal is only valid while the RxON signal is asserted. The average rate of the RxEn signal pulses will be the transmission data rate in bytes, which is around 4MHz for a 32Mbps data rate. This signal provides for transmitting data betweei MAC 705 and PHY 710 at a variable rate to match the PHY's data rate. RxEn signal operation during data transmission from the PHY 710 to the MAC 705 is shown in Figure 9.

[0060] The Carrier Sense (CS) signal is asserted by the PHY 710 when either transmit or receive medium is non-Idle and CS is de-asserted by the PHY 710 when both transmit and receive media are idle. The PHY insures that the CS signal remains asserted throughout the duration of a collision condition. The CS is not required to transition synchronously with respect to the CIk. The MAC 705 uses this signal to accomplish the "deference" procedure. Further, the CS is not asserted when line noise is detected on the wire. Figure 8 depicts the behavior of CS during frame transmission without a collision, while Figure 10 shows the behavior of CS during a frame transmission with a collision.

[0061] A Collision Detected signal (CD) is asserted by the PHY 710 upon detection of a collision on both transmit and receive media, and remains asserted while the collision condition persists. The CD is not required to transition synchronously with respect to the Clk signal and it remains asserted for at least 32 µs (CD\_MIN). Figure 10 shows the relative timing of CD during a frame transmission with a collision.

[0062] A Receive Error signal (RxErr) is generated by the PHY 710 and is asserted for one or more Clk periods to indicate to the MAC 705 that an error (e.g. a coding error, or any error detected by the PHY 710 that may otherwise be undetectable at the MAC layer) was detected in the frame presently being transferred from the PHY 710 to the MAC 705. RxErr transitions synchronously with respect to the Clk. While RxON is de-asserted, RxErr is treated as invalid. Figure 11 shows the relative timing of RxErr during the reception of a frame with

[0063] A Receive HPNA 1.0 Frame (RxVIMI) signal is provided by the PHY 705 to indicate a detection of a HPNA 1.0 frame. This signal is asserted during the entire period of RxON signal assertion if the data on RxD7-RxDO is a HPNA 1.0 frame.

[0064] A MAC controller associated with the MAC layer can access and control the aforementroned signaling interface through a list of 16-bit memory mapped registers. Inside the register set, some registers are implemented in the MAC and some are implemented in the PHY layer. The registers accessible by the MAC 705 are listed in the table shown in Figure 12.

[0065] Referring to Figure 12, the Tx Address register (register 0) is used by the MAC 705 to specify the starting address of its frame buffer, which is used to store the frame to be transmitted to the PHY 710. Before the TxON signal is asserted by the MAC 705, the Tx Address register will contain a valid frame buffer start ad-

dress. The content of this register does not change until updated by the MAC 705.

[0066] The Tx Length register (register 1) is used by the MAC 705 to specify the number of octets of the frame data stored in the frame buffer to be transferred to the PHY 710. Before TxON signal is asserted, the Tx length register will contain the valid frame length to be transferred to the PHY 710. The content of this register will not change until updated by the MAC 705.

[0067] The Rx Address register (register 2) is used by the MAC 705 to specify the starting address of its receive frame buffer which stores the frame data to be transferred from the PHY 710. Before RxON signal is asserted, the Rx Address register will contain the valid receive frame buffer start address. The content of this register will not change until updated by the MAC 705. [0068] The Rx Length register (register 3) is used by the MAC 705 to get the number of octets of frame data that have been transferred and stored in MAC's receive frame buffer. After the RxON signal is de-asserted, the Rx Length register will contain the final number of octets in the receive frame buffer that contains the valid frame data. The content of this register will not change until the next frame receiving process is finished.

[0069] The Control register (register 4) is used by the MAC 705 to control the signals going from the MAC 705 to the PHY 710. The assignment of bits in the Control register are listed in the table shown in Figure 13.

[0070] The Status register (register 5) is used by the MAC 705 to receive the status information for signals sent from the PHY 710 to the MAC 705. The assignment of bits in the status register are listed in the table shown in Figure 14.

[0071] The Interrupt Mask register (register 6) is used by both the MAC and other modules residing in a DSP to selectively enable the delivery of interrupts from the PHY layer. The enables in this register do not affect the recording of interrupt conditions in the Interrupt Status register. The interrupts are delivered when both the specific mask bit is set and the Global Interrupt Enable is set in the Control register. The assignment of bits in the interrupt Mask register are listed in the table shown in Figure. 15.

[0072] The Interrupt Status register (register 7) contains the status of the PHY 710 interrupt sources. A bit set in this register indicates that an interrupt has been generated. The actual interrupt signal is not asserted to the MAC 705 unless the corresponding enable bit is set to "1" in the Interrupt Mask register and the Global Interrupt Enable bit is set in the Control Register. Reading this register will clear all the bits in the register. This register has the value "0" at PHY reset. The assignment of bits in the Interrupt Status register are listed in the table shown in Figure 16.

[0073] The CRC 32 registers (register 8 and 9) are used to store the high and low 16 bits of CRC32 calculated by the PHY 710 for the frame received. The contents of these two registers are valid immediately after the transition of the RxON signal from asserted to deasserted. The MAC 705 then compares the PHY-calculated CRC32 with the one in the received frame for error checking.

[0074] The CRC16 register (register 10) is used to store the CRC 16 calculated by the PHY 710 for a received HPNA 2.0 frame. The content of this register is valid immediately after the transition of RxON signal from asserted to de-asserted. The MAC 705 then compares the PHY-calculated CRC16 with the one in the received frame for error checking.

[0075] Besides the signaling interface between MAC 705 and PHY 710, a general purpose PHY management interface is defined to control the PHY and gather status information from the PHY 710 not only by the MAC 705 but also by a host controller associated with the MAC 705 on which a PHY management entity may reside. Two general purpose PHY management registers (register 11 and register 12) are defined for this purpose. The main difference between the General Purpose PHY Management registers and the registers defined above is that both the DSP core and an external host controller can access these PHY management registers. The table shown in Figure 17 defines the general purpose PHY management control register (register 11) and the table shown in Figure 18 defines the PHY management status register (register 12).

[0076] The aforementioned signaling interface between the PHY 710 and MAC 705 is controllable through a list of 16-bit registers accessible by the PHY 710. The registers are listed in the table shown in Figure 19. All the registers are implemented in the PHY 710. However, some of them are accessible by the MAC 705. Some of the registers defined in Figure 19 are the same as in Figure 12.

[0077] The TxFrame Length register (register 0) of Figure 19 is the same register as register 1 of Figure 12 and the RxFrame Length register (register 1) of Figure 19 is the same register as register 3 of Figure 12.

[0078] The signal control register (register 2) of Figure 19 is used by the PHY 710 to control the signals going from the PHY 710 to the MAC 705. The assignment of bits in the Signal Control Register is listed in the cable shown in Figure 20.

[0079] The Signal status register (register 3) of Figure 19 is the same register as register 5 of Figure 12 and the CRC32 registers (register 4 and 5) of Figure 19 are the same registers as register 8 and register 9 of Figure 12. The PHY 710 calculates the CRC32 for the received frame and stores the results in these two registers.

[0080] The CRC16 register (register 6) of Figure 19 is the same register as register 10 of Figure 12. The PHY calculates the CRC 16 for the received frame and stores the result in this register.

[0081] The PHY management registers (register 7 and 8) of Figure 19 are the same registers as register 11 and 12 of Figure 12.

[0082] Referring back to Figure 6, the DSP core 610

can also be used to accomplish some of the programmable PHY layer digital signal processing functions. The DSP module 640 is used for this purpose. A logically separate interface, the DSP/PHY interface 660 is defined for the data communications between the DSP module 640 and the PHY 620. The data transmitted from the PHY 620 to the DSP module 640 can include HomePNA sample data acquired through an HomePNA Analog Front End (AFE). The data transmitted from the DSP module 640 to the PHY 620 can include desired PHY layer DSP processing results. Since the DSP/PHY interface 660 access is mutually exclusive with respect to the MAC/PHY interface 650 access, some of the interface hardware components, such as a DMA controller, interrupt line, etc., can be shared between the two interfaces.

[0083] Some embodiments of the DSP/PHY interface 660 include the following exemplary characteristics: up to an 8MHz sample rate for sample data transfer from the PHY 620 to the DSP module 640; data transmissions from the DSP module 640 to the PHY 620 through a general purpose DSP memory mapped interface to the PHY registers or FIFO; independent 16-bit wide transmit data paths from the PHY 620 to the DSP 640; and a debug interface that can be accessed by both the DSP core 610 and a host controller associated with the MAC module 630.

[0084] Exemplary DSP/PHY interface signals used for sample data transfer from the PHY 620 to the DSP module 640 include: SampOn SampEn SampD15-SampD0. The SampON signal is used to transmit a block of sample data from the PHY 620 to the DSP module 640. The SampON signal is provided by the PHY 620 to indicate that the PHY 620 has valid sample data bits on SampDI5-SampDO, SampON remains asserted continuously from the first word of a block of sample data through the final word of the block of sample data. Upon SampON assertion, the PHY 620 starts sending the SampEn signal which indicates that a valid sample word is present on SampDI5-SampDO. The Samp En signal is sourced by the PHY 620 to signal the DSP module 640 that new sample data has been placed on SampDI5-SampDO signal lines. The average rate of the SampEn signal pulses is the transmission sample rate, which can be, for example, around 8MHz. The SampD15-SampDO signals transition synchronously with the SampEn signal pulses. SampD15-SampDO are driven by the PHY 620. For each period of SampEn asserted, SampD15-SampD0 provides sixteen valid sam-50 ple data bits from the PHY 620 to the DSP module 640. [0085] The DSP/PHY interface can be accessed and controlled through a list of 16-bit memory mapped registers by the DSP module 640. Some of the registers are implemented in the DSP module 640 and some of them are implemented in the PHY 620. The DSP accessible registers are defined by the table shown in Figure 21.

[0086] Referring to Figure 21, using the Sample data

address register (register 0), the DSP module 640 writes the start address of the buffer which stores the sample data coming from the PHY 620. This register is set before the sample data is transferred from the PHY 620. Using the sample data length register (register 1), the DSP module 640 writes the sample data length it expects.

[0087] After a block of sample has been transferred from the PHY 620 to the DSP module 640 memory, the Rx Sample Data Length Register (register 2) stores the actual amount of sample data. in a 16-bit word, that has seen transferred from the PHY 620. This is a DSP read-only register.

[0088] The DSP data length register (register 3) is used to store the amount of data, in 16-bit words, for DSP processed results that will be transferred to the PHY 620. It is written before the DSP module 640 starts to write the actual data into the DSP Data Port Register (register 4).

[0089] The DSP data port register (register 4) is used by the DSP module 640 to write the PHY layer DSP processing results to the PHY 620. The number of data words in one burst write is stored in the DSP data length register 3.

[0090] The aforementioned DSP/PHY interface 660 (Figure 6) can also be accessed and controlled through a list of 16-bit registers and FIFO accessible by the PHY 620. Some registers are implemented in the DSP module 640 and some of them are implemented in the PHY 620. The registers defined below are accessible by the PHY 620. Some of the registers are the same as listed in the table shown in Figure 21. Figure 22 shows the registers accessible for reading and/or writing by the PHY 620.

[0091] The Rx sample data length register (resister 0) and DSP data length register (register 1) of Figure 22 are the same as register 2 and register 3, respectively, of Figure 21.

[0092] The DSP data port register (register 2) is used by the PHY to read the DSP processing. The number of data words in one block write is stored in the DSP data length register (register 1).

[0093] Referring now to Figure 23 there are shown four exemplary types of MAC architecture configurations implementing the modulized soft MAC in accordance with the present invention. In the first implementation the soft MAC is implemented in a single dedicated reduced instruction set controller (RISC) machine 2602 with the PHY layer implemented in both hardware 2604 and a digital signal processor (DSP) 2606.

[0094] The soft MAC modules are implemented within the RISC 2602 which also includes a host interface software module 2608 and a RISC/DSP interface software module 2610. Additionally, a PHY interface software module 2612 is implemented in the DSP 2606. Thus, the soft MAC modules and the programmable portions of the PHY layer are implemented in separate processors.

[0095] The second implementation illustrates that both the soft MAC modules and the programmable portions of the PHY layer are implemented in a single DSP 2620 where the remaining PHY portions are implemented in a hardware ASIC 2622. In this implementation, a host interface software module 2624 and a PHY interface software module 2626 are also implemented in the DSP 2620.

[0096] In the third implementation, MAC software modules, denoted MACx and MACy, have been split between the host processor 2630 and a DSP 2632. In this application, a host interface software module 2634 is implemented in the host processor 2630, and a MACx/MACy interface software module 2636 and PHY interface software module 2638 are implemented in the DSP 2632.

[0097] In the fourth implementation, all the MAC and PHY layer functions are implemented in a single DSP 2640 in which the host interface software module 2644 and the PHY interface software module 2648 are also implemented.

[0098] Another implementation of the present invention enables the co-existence of multiple standard define MACs in a single device for home network type application. One example is the 802.11 Wireless LAN when an associated Distribution System is composed of an Ethernet or HomePNA as its backbone and a portal/gateway device is used to connect the 802.11 LAN into the backbone. The portal device must contain multiple MACs (HomePNA with 802.11 or Ethernet with 802.11) to access multiple PHYs. In a multiple MAC device, a programmable MAC architecture allows multiple MACs to be easily implemented and integrated into a single device without having multiple MAC components which are each dedicated to only a single MAC type standard, thus, saving development time and cost.

[0099] Another application example is the implementation of the HomePNA 2.0 MAC. As stated before, the HomePNA 2.0 has, two kinds of MAC architectures: the 40 monolithic single MAC architecture and a two-layer MAC architecture that are inter-connected through the Media Independent Interface (MII) as illustrated in Figure 24. In the first demonstrated architecture, it is possible that the application requires the HomePNA 1.0 45 MAC being implemented in a separate processor such as a host controller or even hardware versus the HomePNA 2.0 enhanced part of the MAC (EMAC) being implemented in a programmable MAC controller. Under this application, it is very critical that a programmable 50 MAC architecture is designed to allow MAC functions distributable among multiple processors or split between hardware and software without major modifications of the architecture.

[0100] Although a preferred embodiment of the method and system of the present invention has been illustrated in the accompanied drawings and described in the foregoing Detailed Description, it is understood that the invention is not limited to the embodiments dis-

20

30

35

closed, but is capable of numerous rearrangements, modifications, and substitutions without departing from the spirit of the invention as set forth and defined by the following claims.

#### **Claims**

 An apparatus for implementing a media access control layer in an open system interconnection type network, comprising:

a plurality of operating modules each enabling a respective media access control layer operating function, wherein each of said plurality of operating modules is software - programmable for enabling said operating module to perform its associated media access control layer operating function in accordance with a plurality of communication standards;

a host interface module configured to enable communication between a host processor and said media access control layer;

a physical layer interface module configured to enable communication between a physical layer and said media the a access control layer; and

an inter-module communication interface enabling communication between said plurality of operating modules.

- The apparatus of Claim 1, further for implementing a portion of said physical layer, including a further operating module for performing a physical layer operating function.
- The system of Claim 2, wherein said further operating module is a software-programmable module for performing a digital signal processing function.
- The system of Claim 3, wherein said physical layer interface is further configured to enable communication between said further operating module a remainder of said physical layer.
- The system of Claim 1, wherein said host interface module and at least one of said operating modules are implemented together in a digital signal processor.
- 6. The system of Claim 1, wherein said host interface module supports a data communication protocol for enabling data frame transmission, said data communication protocol comprising:

a descriptor implemented in memory associated with said host processor for indicating frame location and size, said descriptor represents a

first frame and is further linkable to an additional descriptor to form a data queue that represents a plurality of frames: and a data buffer implemented in memory associated with said host processor for storing frame data

- The system of Claim 1, wherein at least one of said operating modules is implemented in a digital signal processor.
- The system of Claim 7, wherein at least another one of said operating modules is implemented in a second processor.
- The system of Claim 8, wherein said second processor is said host processor.
- 10. The system of Claim 1 further comprising:

a hardware accelerator for implementing at least one media access control layer operating function; and

said hardware accelerator coupled to said intermodule communication interface.

- 11. The system of Claim 1, wherein said plurality of operating modules comprises a transmitter module, receiver module, deference algorithm module, statistics maintenance module and utility module.
- 12. A method for implementing a media access control layer in an open system interconnection type network, comprising:

separating media access control layer operating functions into plurality of corresponding software - programmable operating modules;

programming each of said operating modules to perform its corresponding media access control layer operating function in accordance with a plurality of communication standards.

- 45 13. The method of Claim 12 further comprising: implementing a further media access control layer operating function in a hardware accelerator.
- 14. The method of Claim 12 further comprising implementing at least a portion of said operating modules together in a digital signal processor.
  - 15. The method of Claim 14 further comprising implementing a second portion of said operating modules in a separate processor.
  - The method of Claim 15, wherein said separate processor is a host processor that uses said media

55

30

access control layer.

17. The method of Claim 12, including providing software-based host and physical layer interface modules for enabling communication between a host processor and said media access control layer and between a physical layer and said media access control layer, respectively

The method of Claim 17 further comprising separating said physical layer into first and second portions, wherein said first portion is implemented in a further software-programmable operating module for performing a physical layer operating function.

- 18. The method of Claim 18 further comprising implementing said further operating module and at least a portion of the remaining operating modules together in a digital signal processor.
- The method of Claim 17 further comprising implementing said physical layer interface module in a digital signal processor together with one of said operating modules.
- 20. The method of Claim 17 further comprising implementing said host and physical layer interface modules in a digital signal processor together with one of said operating modules.
- The method of Claim 12, including providing an inter-module programming interface enabling communication between said plurality of individual operating modules.
- 22. The method of Claim 22, including said host interface module maintaining in memory a plurality of descriptors for indicating frame location and size of communication data frames, and linking the descriptors to form a queue that represents a plurality of communication data frames.
- 23. A system for interfacing in an open system interconnection type network, said system comprising:

a media access control layer configured to manage data flow over said open system interconnection type network;

a physical layer configured to code data for transmission to a medium;

an eight bit transmit data bus configured to enable data transfer from said media access control layer to said physical layer, wherein said eight bit transmit data bus is driven by said media access control layer;

an eight bit receive data bus configured to enable data transfer from said physical layer to said media access control layer, wherein said eight bit receive data bus is driven by said physical layer;

a transmit ON signal bus configured to indicate to said physical layer that a data frame is available on said eight bit transmit data bus and to indicate a request by said media access control layer for said physical layer to apply a backoff signal; and

a receive ON signal bus configured to indicate that to said media access layer valid data is available on said eight bit receive data bus and to indicate that a backoff signal request is received.

- 24. The system of Claim 24, wherein said eight bit transmit data bus is further configured to enable direct memory access (DMA) from a digital signal processor (DSP), wherein said DSP implements a programmable digital signal processing function of said physical layer.
- 25. The system of Claim 24, wherein said eight bit receive data bus is further configured to enable direct memory access (DMA) to a digital signal processor (DSP), wherein said DSP implements a programmable digital signal processing function of said physical layer.
- The system of Claim 24, wherein said media access control layer request said backoff signal upon detection of a collision condition.
- 27. The system of Claim 24 further comprising a transmit HPNA mode signal bus configured to indicate that a HPNA 1.0 type data frame is available for transmission on said eight bit transmit data bus.
- 28. The system of Claim 24 further comprising a receive HPNA mode signal bus configured to indicate that a HPNA 1.0 type data frame is available for transmission on said eight bit receive data bus.
- The system of Claim. 24, wherein said backoff signal comprises a HPNA type backoff signal.
- 30. The system of Claim 24 further comprising a register set configured for managing data signal exchange between said media access control layer and physical layer.
- 50 31. The system of Claim 31, wherein a first portion of said register set is implemented in said media access control layer and a second portion of said register set is implemented in said physical layer.
- 5 32. The system of Claim 24 further comprising:

a backoff signal slot ON data bus configured to indicate a start of a backoff signal slot;

45

a transmit enable data bus configured to indicate that a new data frame can be placed on said eight bit transmit data bus:

a reference clock sourced by said physical layer:

a carrier sense signal bus configured to indicate idle and non-idle conditions on transmit and receive mediums;

a collision detection signal bus configured to indicate a collision condition on said transmit and receive mediums:

a receive error signal data bus configured to indicate an error detection in a transmit data frame; and

a receive enable data bus configured to indicate placement of new data on said eight bit receive data bus.

33. A media interface for data exchange between a media access control layer and a physical layer in an open system interconnection layered type network, said media interface comprising:

an eight bit transmit data bus configured to enable data transfer from said media access control layer to said physical layer, wherein said eight bit transmit data bus is driven by said media access control layer;

an eight bit receive data bus configured to enable data transfer from said physical layer to said media access control layer, wherein said eight bit receive data bus is driven by said physical layer;

a transmit ON signal bus configured to indicate to said physical layer that a data frame is available on said eight bit transmit data bus and to indicate a request by said media access control layer for said physical layer to apply a backoff signal; and

a receive ON signal bus configured to indicate to said media access control layer than valid data is available on said eight bit receive data bus and to indicate that a backoff signal request is received.

- 34. The media interface of Claim 34, wherein said eight bit transmit data bus is further configured to enable direct memory access (DMA) from a digital signal processor (DSP), wherein said DSP implements a programmable digital signal processing function of said physical layer.
- 35. The media interface of Claim 34, wherein said eight bit receive data bus is further configured to enable direct memory access (DMA) to a digital signal processor (DSP), wherein said DSP implements a programmable digital signal processing function of said physical layer.

- The media interface of Claim 34, wherein said media access control layer request said backoff signal upon detection of a collision condition.
- 37. The media interface of Claim 34 further comprising a transmit HPNA mode signal bus configured to indicate that a HPNA 1.0 type data frame is available for transmission on said eight bit transmit data bus.
- 10 38. The media interface of Claim 34 further comprising a receive HPNA mode signal bus configured to indicate that a HPNA 1.0 type data frame is available for transmission on said eight bit receive data bus.
- 5 39. The media interface of Claim 34, wherein said backoff signal comprises a HPNA type backoff signal.
  - 40. The media interface of Claim 34 further comprising a register set configured for managing data signal exchange between said media access control layer and physical layer.
  - 41. The media interface of Claim 41, wherein a first portion of said register set is implemented in said media access control layer and a second portion of said register set is implemented in said physical layer.
  - 42. The media interface of Claim 34 further comprising:

a backoff signal slot ON data bus configured to indicate a start of a backoff signal slot;

a transmit enable data bus configured to indicate that a new data frame can be placed on said eight bit transmit data bus;

a reference clock sourced by said physical layer:


a carrier sense signal bus configured to indicate idle and non-idle conditions on transmit and receive mediums;


a collision detection signal bus configured to indicate a collision condition on said transmit and receive mediums;


a receive error signal data bus configured to indicate an error detection in a transmit data frame; and


a receive enable data bus configured to indicate placement of new data on said eight bit receive data bus.


13























REGISTER ADDRESS	REGISTER NAME	DESCRIPTION	R/W	IMPLEMENTATION
0	Tx ADDRESS REGISTER	Txframe Start Address	MAC WRITE	MAC
1	Tx LENGTH REGISTER	Txframe Length	MAC WRITE	PHY
2	Rx ADDRESS REGISTER	Rxframe Start Address	MAC WRITE	MAC
3	Rx LENGTH REGISTER	Rxframe Length	MAC READ	PHY
4	CONTROL REGISTER	FRAME TRANSMIT AND RECEIVE CONTROL REGISTER	mac write	MAC
5	STATUS REGISTER	PHY SIGNALING STATUS	MAC READ	MAC
6	INTERRUPT MASK REGISTER	PHY TO MAC INTERRUPT MASKS	MAC WRITE	MAC
7	INTERRUPT STATUS REGISTER	interrupt Status	MAC READ	MAC
8	CRC32 HIGH REGISTER	CRC32 HIGH 16 BITS	MAC READ	PHY
. 9	CRC32 LOW REGISTER	CRC32 LOW 16 BITS	MAC READ	PHY
10	CRC16 REGISTER	CRC16	MAC READ	PHY
11	PHY Management Control Register	DESCRIBED IN 5	HOST/MAC WRITE	PHY
12	PHY MANAGEMENT STATUS REGISTER	DESCRIBED IN 5	HOST/MAC READ	РНҮ

## EP 1 133 129 A2

## FIG. 13

BITS	NAME	DESCRIPTION	R/W
15	TxON	1=SET TXON SIGNAL 0=CLEAR TXON SIGNAL	R/W
14	BkON	1=SET BKON SIGNAL 0=CLEAR BKON SIGNAL	R/W
13	TxV1M1	1=SET TxV1M1 SIGNAL 0=CLEAR TxV1M1 SIGNAL	R/W
12 ?8	RESERVED	WRITE AS O, IGNORE ON READ	R/W
7	INTERRUPT ENABLE	1=PHY INTERRUPTS ARE GLOBALLY ENABLED 0=PHY INTERRUPTS ARE GLOBALLY ENABLED	R/W
6 ?0	RESERVED	WRITE AS 0, IGNORE ON READ	R/W

BITS	NAME	DESCRIPTION	R/W
15	TxON	1=TxON SIGNAL IS ASSERTED 0=TxON SIGNAL IS NOT ASSERTED	R
14	Bkon	1=Bkon signal is asserted 0=Bkon signal is not asserted	R
13	TxV1M1	1=TxV1M1 SIGNAL IS ASSERTED 0=TxV1M1 SIGNAL IS NOT ASSERTED	R
12	RxON	1=RxON SIGNAL IS ASSERTED 0=RxON SIGNAL IS NOT ASSERTED	R
11	cs	1=CS SIGNAL IS ASSERTED 0=CS SIGNAL IS NOT ASSERTED	R
10	CD	1=CD SIGNAL IS ASSERTED 0=CD SIGNAL IS NOT ASSERTED	R
9	RxV1M1	1=RxV1M1 SIGNAL IS ASSERTED 0=RxV1M1 SIGNAL IS NOT ASSERTED	R
8	RxErr	1=RxErr SIGNAL IS ASSERTED 0=RxErr SIGNAL IS NOT ASSERTED	Ŕ
7	INTERRUPT ENABLE	1=PHY INTERRUPTS ARE GLOBALLY ENABLED 0=PHY INTERRUPTS ARE GLOBALLY DISABLED	R
6 ?0	RESERVED	IGNORE ON READ	R

BITS	NAME	DESCRIPTION	R/W
15	CS_ON ENABLE	1=ENABLE INTERRUPT WHEN CS SIGNAL BECOMES ASSERTED 0=DISABLE CS_ON INTERRUPT	R/W
14	CS_OFF ENABLE	1=ENABLE INTERRUPT WHEN CS SIGNAL BECOMES DE-ASSERTED 0=DISABLE CS_OFF INTERRUPT	R/W
13	CD_ON ENABLE	1=ENABLE INTERRUPT WHEN CD SIGNAL BECOMES ASSERTED 0=DISABLE CD_ON INTERRUPT	R/W
12	RxON_ON ENABLE	1=ENABLE INTERRUPT WHEN RXON SIGNAL BECOMES ASSERTED O=DISABLE RXON_ON INTERRUPT	R/W
11	RxON_BkON ENABLE	1=ENABLE INTERRUPT WHEN RXON SIGNAL BECOMES ASSERTED DURING THE BACKOFF SLOTS 0=DISABLE RXON_BKON INTERRUPT	
10	RxErr_ON ENABLE	1=ENABLE INTERRUPT WHEN RXEIT SIGNAL BECOMES ASSERTED O=DISABLE RXEIT_ON SIGNAL	R/W
9	PHY RxFifo OVERRUN ENABLE	1=ENABLE INTERRUPT WHEN PHY'S RECEIVE FIFO OVERRUN O=DISABLE THE INTERRUPT	R/W
8	PHY TxFifo UNDERRUN ENABLE	1=ENABLE INTERRUPT WHEN PHY'S TRANSMIT FIFO IS UNDERRUN 0=DISABLE THE INTERRUPT	R/W
7	PHY SAMPLE DATA READY ENABLE	1=ENABLE INTERRUPT WHEN PHY'S SAMPLE DATA IS READY FOR DSP PROCESSING 0=DISABLE THE INTERRUPT	R/W
6	PHY LOG DATA READY	1=ENABLE INTERRUPT WHEN PHY'S LOG DATA IS READY FOR DSP/HOST TO SAMPLE 0=DISABLE THE INTERRUPT	R/W
5 ?0	RESERVED	INITIALIZED WITH O AND IGNORE ON READ	R/W

BITS	NAME	DESCRIPTION	R/W
15	CS_ON	1=AN INTERRUPT OF CS SIGNAL BECOMES ASSERTED HAS BEEN GENERATED 0=CS_ON INTERRUPT IS NOT GENERATED	R
14	CS_0FF	1=AN INTERRUPT OF CS SIGNAL BECOMES ASSERTED HAS BEEN GENERATED 0=CS_OFF INTERRUPT IS NOT GENERATED	R
13	CD_ON	1=AN INTERRUPT OF CD SIGNAL BECOMES ASSERTED HAS BEEN GENERATED 0=CD_ON INTERRUPT IS NOT GENERATED	R
12	RxON_ON	1=AN INTERRUPT OF RXON_ON SIGNAL BECOMES ASSERTED HAS BEEN GENERATED 0=RXON_ON INTERRUPT IS NOT GENERATED	R
11	RxON_BkON	1=AN INTERRUPT OF RXON SIGNAL BECOMES ASSERTED DURING THE BACK OFF SLOTS HAS BEEN GENERATED 0=RXON_BKON INTERRUPT IS NOT GENERATED	R
10	RxErr_ON	1=AN INTERRUPT OF RXETT SIGNAL BECOMES ASSERTED HAS BEEN GENERATED 0=RxETT_ON INTERRUPT IS NOT GENERATED	R
9	PHY RxFifo OVERRUN	1=AN INTERRUPT OF PHY'S RECEIVE FIFO OVERRUN HAS BEEN GENERATED 0=THIS INTERRUPT IS NOT GENERATED	R
8	PHY TxFifo UNDERRUN	1=AN INTERRUPT OF PHY'S TRANSMIT FIFO IS UNDERRUN HAS BEEN GENERATED 0=THIS INTERRUPT IS NOT GENERATED	R
7	PHY SAMPLE DATA READY	1=AN INTERRUPT OF PHY'S SAMPLE DATA IS READY FOR DSP PROCESSING HAS BEEN GENERATED 0=THIS INTERRUPT IS NOT GENERATED	R
6	PHY LOG DATA	1=AN INTERRUPT OF PHY'S LOG DATA IS READY FOR DSP/HOST TO SAMPLE 0=THIS INTERRUPT IS NOT GENERATED	R
5 ?0	RESERVED	IGNORE ON READ	R

## EP 1 133 129 A2

## FIG. 17

BITS	NAME	DESCRIPTION	R/W
15	reset	1=PHY RESET 0=NORMAL OPERATION	R/W
14	LOOPBACK	1=ENABLE LOOPBACK MODE 0=DISABLE LOOPBACK MODE	R/W
13	BAUDRATE SELECTION	1=4MBAUD SUPPORTED 0=4MBAUD NOT SUPPORTED	R/W
12,11	MODE SLECTION	00=2.0 MODE 01=1.0 MODE 10= COMPATIBILIY MODE 11=MODE AUTOMATIC SELECTION	R/W
10	. COLLISION TEST	1=ENABLE CD SIGNAL TEST 0=DISABLE CD SIGNAL TEST	R/W
9	POWER MODE	1=LOW POWER STATE 0=NORMAL POWER STATE	R/W
8:0	RESERVED	WRITE AS O, IGNORE ON READ	R/W

BITS	NAME	DESCRIPTION	R/W
15	RESERVED	WRITE AS O, IGNORE ON READ	R
14	LOOPBACK	1=PHY IS IN LOOPBACK MODE 0=PHY IS NOT IN LOOPBACK MODE	R
13	BAUDRATE SELECTION	1=PHY SUPPORTS 4MBAUD 0=PHY DOES NOT SUPPORT 4MBAUD	R
12,11	MODE STATUS	00=PHY IS IN 2.0 ONLY MODE 01=PHY 1.0 ONLY MODE 10=PHY IS IN COMPATIBILITY MODE 11=PHY IS IN AUTOMATIC SELECTION MODE	R
10	RESERVED	WRITE AS O IGNORE ON READ	R
9	POWER MODE	1=PHY IS IN LOW POWER STATE 0=PHY IS IN NORMAL POWER STATE	R
8:0	RESERVED	WRITE AS 0, IGNORE ON READ	R

## EP 1 133 129 A2

FIG. 19

REGISTER INDEX	REGISTER NAME	DESCRIPTION	R/W	IMPLEMENTATION
0	TXFRAME LENGTH	BYTE COUNT OF FRAME TRANSMITTED FROM MAC TO PHY	PHY READ	PHY
1	RxFRAME LENGTH	BYTE COUNT OF FRAME TRANSMITTED FROM PHY TO MAC	PHY WRITE	PHY
2	Signal Control	MAC/PHY INTERFACE SIGNAL CONTROL REGISTER	PHY WRITE	PHY
3	SIGNAL STATUS	MAC/PHY SIGNALING STATUS	PHY READ	PHY
4	CRC32 HIGH REGISTER	CRC32 HIGH 16 BITS	PHY WRITE	PHY
5	CRC32 LOW REGISTER	CRC32 LOW 16 BITS	PHY WRITE	PHY
6	CRC16 REGISTER	CRC16	PHY WRITE	PHY
7	PHY MANAGEMENT CONTROL REGISTER	DESCRIBED IN 5.0	PHY READ	PHY
8	PHY MANAGEMENT STATUS REGISTER	DESCRIBED IN 5.0	PHY WRITE	PHY

BITS	NAME	DESCRIPTION	R/W
15	RxON	1=SET RXON SIGNAL 0=CLEAR RXON SIGNAL	R/W
14	RxV1M1	1=SET RXV1M1 SIGNAL 0=CLEAR RXV1M1 SIGNAL	R/W
13	cs	1=SET CS SIGNAL 0=CLEAR RX SIGNAL	R/W
12	CD	1=SET CD SIGNAL 0=CLEAR CD SIGNAL	R/W
11	RxErr	1=SET. RxErr SIGNAL 0=CLEAR RxErr SIGNAL	R/W
10 ?0	RESERVED	WRITE AS D, IGNORE ON READ	R/W

FIG. 21

REGISTER INDEX	REGISTER NAME	DESCRIPTION	R/₩	IMPLEMENTATION
. 0	SAMPLE DATA ADDRESS	SAMPLE DATA BUFFER START ADDRESS	DSP WRITE	DSP
1	SAMPLE DATA LENGTH	THE NUMBER OF DATA BYTES NEED TO BE TRANSFERRED FROM THE PHY	DSP WRITE	DSP
2	Rx SAMPLE DATA LENGTH	THE NUMBER OF DATA WORDS (16 BIT) ACTUALLY TRANSFERRED FROM THE PHY	DSP READ	PHY
3	DSP DATA LENGTH	THE NUMBER OF DATA WORDS (16 BIT) ACTUALLY TRANSFERRED FROM THE PHY	DSP READ	PHY
4	DSP DATA PORT	DSP DATA OUTPUT PORT	DSP WRITE	DSP

FIG. 22

REGISTER INDEX	REGISTER NAME	DESCRIPTION	R/W	IMPLEMENTATION
0	Rx SAMPLE DATA LENGTH	THE NUMBER OF DATA WORDS (16 BIT) ACTUALLY TRANSFERRED FROM THE PHY TO THE DSP	PHY WRITE	PHY
1	DSP DATA LENGTH	THE NUMBER OF DATA BYTES NEEDED TO BE TRANSFERRED TO THE PHY	PHY READ	DSP
2	DSP DATA PORT	DSP DATA INPUT PORT	PHY READ	PHY

